

## PALM INTRANET

Day: Sunday Date: 5/1/2005 Time: 09:00:11

## **Inventor Name Search Result**

Your Search was:

Last Name = LEE

First Name = JUNG-BAE

Application#	Datant#	Status	Doto Filed	Title	Inventor Name
	==	=			
<u>08771198</u>	5844438	150	12/20/1996	CIRCUIT FOR GENERATING AN INTERNAL CLOCK FOR DATA OUTPUT BUFFERS IN A SYNCHRONOUS DRAM DEVICES	LEE, JUNG-BAE
<u>08996192</u>	5920511	150	12/22/1997	HIGH- SPEED DATA INPUT CIRCUIT FOR A SYNCHRONOUS MEMORY DEVICE	LEE, JUNG-BAE
08998326	6018259	150	12/24/1997	PHASE LOCKED DELAY CIRCUIT	LEE, JUNG-BAE
09044391	6078546	150	03/18/1998	SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE WITH DOUBLE DATA RATE SCHEME	LEE, JUNG-BAE
09049739	6075384	150	03/27/1998	CURRENT-MODE BIDIRECTIONAL INPUT/OUTPUT BUFFER	LEE, JUNG-BAE
09104152	6130558	150	06/23/1998	DATA TRANSFER CIRCUIT AND METHOD FOR A SEMICONDUCTOR MEMORY	LEE, JUNG-BAE
09136871	6147527	150	08/19/1998	INTERNAL CLOCK GENERATOR	LEE, JUNG-BAE
09168535	6373913	150	10/08/1998	INTERNAL CLOCK SIGNAL GENERATOR INCLUDING CIRCUIT FOR ACCURATELY SYNCHRONIZING INTERNAL CLOCK SIGNAL WITH EXTERNAL CLOCK SIGNAL	LEE, JUNG-BAE
09196994	6232812	150	11/20/1998	INTEGRATED CIRCUIT DELAY LINES HAVING PROGRAMMABLE AND PHASE MATCHING DELAY CHARACTERISTICS	

09235471	6151271	150		INTEGRATED CIRCUIT MEMORY DEVICES HAVING DATA SELECTION CIRCUITS THEREIN WHICH ARE COMPATIBLE WITH SINGLE AND DUAL RATE MODE OPERATION AND METHODS OF OPERATING SAME	LEE, JUNG-BAE
09318206	6222411	150	05/25/1999	INTEGRATED CIRCUIT DEVICES HAVING SYNCHRONIZED SIGNAL GENERATORS THEREIN	LEE, JUNG-BAE
09356269	6151272	150	07/16/1999	INTEGRATED CIRCUIT MEMORY DEVICES THAT UTILIZE DATA MASKING TECHNIQUES TO FACILITATE TEST MODE ANALYSIS	LEE, JUNG-BAE
09378099	6232797	150	08/20/1999	INTEGRATED CIRCUIT DEVICES HAVING DATA BUFFER CONTROL CIRCUITRY THEREIN THAT ACCOUNTS FOR CLOCK IRREGULARITIES	LEE, JUNG-BAE
09409178	6154416	150		COLUMN ADDRESS DECODER FOR TWO BIT PREFETCH OF SEMICONDUCTOR MEMORY DEVICE AND DECODING METHOD THEREOF	LEE, JUNG-BAE
09498858	6188631	150	02/07/2000	SEMICONDUCTOR MEMORY DEVICE COLUMN SELECT CIRCUIT AND METHOD FOR MINIMIZING LOAD TO DATA INPUT/OUTPUT LINES	LEE, JUNG-BAE
<u>09518144</u>	6262938	150	03/03/2000	SYNCHRONOUS DRAM HAVING POSTED CAS LATENCY AND METHOD FOR CONTROLLING CAS LATENCY	LEE, JUNG-BAE
09524037	6240039	150	03/13/2000	SEMICONDUCTOR MEMORY DEVICE AND DRIVING SIGNAL GENERATOR THEREFOR	LEE, JUNG-BAE
09542042	Not Issued	061	03/31/2000	HIGH FREQUENCY EQUALIZER USING A DEMULTIPLEXING TECHNIQUE AND RELATED SEMICONDUCTOR DEVICE	LEE, JUNG-BAE

09543759	6337809	150	04/05/2000	SEMICONDUCTOR MEMORY DEVICE CAPABLE OF IMPROVING DATA PROCESSING SPEED AND EFFICIENCY OF A DATA INPUT AND OUTPUT PIN AND RELATED METHOD FOR CONTROLLING READ AND WRITE	LEE, JUNG-BAE
09633240	6678860	150	08/07/2000	INTEGRATED CIRCUIT MEMORY DEVICES HAVING ERROR CHECKING AND CORRECTION CIRCUITS THEREIN AND METHODS OF OPERATING SAME	LEE, JUNG-BAE
09654148	6477107	150	09/01/2000	INTEGRATED CIRCUIT MEMORY DEVICES HAVING DATA SELECTION CIRCUITS THEREIN WHICH ARE COMPATIBLE WITH SINGLE AND DUAL DATA RATE MODE OPERATION AND METHODS OF OPERATING SAME	LEE, JUNG-BAE
09655643	6564287	150	09/05/2000	SEMICONDUCTOR MEMORY DEVICE HAVING A FIXED CAS LATENCY AND / OR BURST LENGTH	LEE, JUNG-BAE
09667379	6272068	150		INTEGRATED CIRCUIT MEMORY DEVICES THAT UTILIZE DATA MASKING TECHNIQUES TO FACILITATE TEST MODE ANALYSIS	LEE, JUNG-BAE
09685266	6414517	150	10/10/2000	INPUT BUFFER CIRCUITS WITH INPUT SIGNAL BOOST CAPABILITY AND METHODS OF OPERATION THEREOF	LEE, JUNG-BAE
09721130	6380799	150	11/22/2000	INTERNAL VOLTAGE GENERATION CIRCUIT HAVING STABLE OPERATING CHARACTERISTICS AT LOW EXTERNAL SUPPLY VOLTAGES	LEE, JUNG-BAE
09826566	6466071	150	04/05/2001	METHODS AND CIRCUITS FOR CORRECTING A DUTY-CYCLE OF A SIGNAL	LEE, JUNG-BAE
09834512	6621371	150	04/13/2001	SYSTEM BOARD AND IMPEDANCE CONTROL	LEE, JUNG-BAE

				METHOD THEREOF	
09875364	Not Issued	030	06/05/2001	SIGNAL TRANSMISSION CIRCUIT AND METHOD FOR EQUALIZING DISPARATE DELAY TIMES DYNAMICALLY, AND DATA LATCH CIRCUIT OF SEMICONDUCTOR DEVICE IMPLEMENTING THE SAME	LEE, JUNG-BAE
10054700	6806582	150	01/17/2002	PAD ARRANGEMENT IN SEMICONDUCTOR MEMORY DEVICE AND METHOD OF DRIVING SEMICONDUCTOR DEVICE	LEE, JUNG-BAE
10081546	6728162	150	02/21/2002	DATA INPUT CIRCUIT AND METHOD FOR SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE	LEE, JUNG-BAE
10154734	6636446	150	05/24/2002	SEMICONDUCTOR MEMORY DEVICE HAVING WRITE LATENCY OPERATION AND METHOD THEREOF	LEE, JUNG-BAE
10172314	6747908	150	06/13/2002	SEMICONDUCTOR MEMORY DEVICE AND METHOD OF SELECTING WORD LINE THEREOF	LEE, JUNG-BAE
10205838	6643201	150	07/26/2002	MEMORY DEVICE HAVING READ CHARGE CONTROL, WRITE CHARGE CONTROL AND FLOATING OR PRECHARGE CIRCITS	LEE, JUNG-BAE
10278071	6819602	150	10/23/2002	MULTIMODE DATA BUFFER AND METHOD FOR CONTROLLING PROPAGATION DELAY TIME	LEE, JUNG-BAE
10281342	6650594	150	10/28/2002	DEVICE AND METHOD FOR SELECTING POWER DOWN EXIT	LEE, JUNG-BAE
10305986	6804163	150	11/29/2002	SEMICONDUCTOR MEMORY DEVICE FOR REDUCING CHIP SIZE	LEE, JUNG-BAE
10453221	6879536	150	06/03/2003	SEMICONDUCTOR MEMORY DEVICE AND SYSTEM OUTPUTTING REFRESH FLAG	LEE, JUNG-BAE
10624783	6826114	150	07/22/2003	DATA PATH RESET CIRCUIT	LEE, JUNG-BAE

10640146	6826115	150	08/13/2003	USING CLOCK ENABLE SIGNAL, RESET METHOD, AND SEMICONDUCTOR MEMORY DEVICE INCLUDING THE DATA PATH RESET CIRCUIT AND ADOPTING THE RESET METHOD CIRCUITS AND METHODS FOR	LEE HING DAE
10040140	0820113	130	08/13/2003	PROVIDING PAGE MODE OPERATION IN SEMICONDUCTOR MEMORY DEVICE HAVING PARTIAL ACTIVATION ARCHITECTURE	LEE, JUNG-BAE
10641637	Not Issued	071		MEMORY DEVICE HAVING HIGH BUS EFFICIENCY OF NETWORK, OPERATING METHOD OF THE SAME, AND MEMORY SYSTEM INCLUDING THE SAME	LEE, JUNG-BAE
10716120	Not Issued	030	11/18/2003	ON-DIE TERMINATION CIRCUIT AND METHOD FOR REDUCING ON-CHIP DC CURRENT, AND MEMORY SYSTEM INCLUDING MEMORY DEVICE HAVING THE SAME	LEE, JUNG-BAE
<u>10750093</u>	Not Issued	071	12/31/2003	MEMORY SYSTEM MOUNTED DIRECTLY ON BOARD AND ASSOCIATED METHOD	LEE, JUNG-BAE
10771488	Not Issued	041	02/02/2004	DATA INPUT CIRCUIT AND METHOD FOR SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE	LEE, JUNG-BAE
10792425	Not Issued	030	03/03/2004	HIGH BURST RATE WRITE DATA PATHS FOR INTEGRATED CIRCUIT MEMORY DEVICES AND METHODS OF OPERATING SAME	LEE, JUNG-BAE
10797667	Not Issued	030	03/10/2004	SEMICONDUCTOR MEMORY INTEGRATED CIRCUIT	LEE, JUNG-BAE
10798469	Not Issued	030		SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR WRITING AND READING DATA	LEE, JUNG-BAE
<u>10799783</u>	Not	071	03/12/2004	INTERNAL VOLTAGE	LEE, JUNG-BAE

	Issued			GENERATING CIRCUIT FOR SEMICONDUCTOR DEVICE	
<u>10831702</u>	Not Issued	020	04/23/2004	MEMORY MODULE AND METHOD OF TESTING THE SAME	LEE, JUNG-BAE
10886926	Not Issued	030	07/08/2004	MEMORY SYSTEM AND TIMING CONTROL METHOD OF THE SAME	LEE, JUNG-BAE
10895554	Not Issued	030		PAD ARRANGEMENT IN SEMICONDUCTOR MEMORY DEVICE AND METHOD OF DRIVING SEMICONDUCTOR DEVICE	LEE, JUNG-BAE

Search and Display More Records.

	Last Name	First Name	
Search Another: Inventor	LEE	JUNG-BAE Searc	h

To go back use Back button on your browser toolbar.

Back to FALM | ASSIGNMENT | OASIS | Home page



## PALM INTRANET

Day: Sunday Date: 5/1/2005 Time: 09:01:55

## **Inventor Name Search Result**

Your Search was:

Last Name = KIM

First Name = KYU-HYOUN

Application#	Patent#	Status	Date Filed	Title	Inventor Name
	6327190			COMPLEMENTARY DIFFERENTIAL INPUT BUFFER FOR A SEMICONDUCTOR MEMORY DEVICE	KIM, KYU-
09525730	Not Issued	161	03/14/2000	INPUT CIRCUIT HAVING VOLTAGE GENERATOR SHARED BY MULTIPLE INPUT BUFFERS	KIM, KYU- HYOUN
09685266	6414517	150	10/10/2000	INPUT BUFFER CIRCUITS WITH INPUT SIGNAL BOOST CAPABILITY AND METHODS OF OPERATION THEREOF	KIM, KYU- HYOUN
09713968	6366148	150	11/16/2000	DELAY LOCKED LOOP CIRCUIT AND METHOD FOR GENERATING INTERNAL CLOCK SIGNAL	KIM, KYU- HYOUN
09718158	6359481	150	11/22/2000	DATA SYNCHRONIZATION CIRCUIT	KIM, KYU- HYOUN
09808024	6388485	150	03/15/2001	DELAY-LOCKED LOOP CIRCUIT HAVING MASTER- SLAVE STRUCTURE	KIM, KYU- HYOUN
09816968	6452432	150	03/23/2001	SIGNAL PROCESSING CIRCUITS HAVING A PAIR OF DELAY LOCKED LOOP (DLL) CIRCUITS FOR ADJUSTING A DUTY-CYCLE OF A PERIODIC DIGITAL SIGNAL AND METHODS OF OPERATING SAME	KIM, KYU- HYOUN
09826566	6466071	150	04/05/2001	METHODS AND CIRCUITS FOR CORRECTING A DUTY-CYCLE OF A SIGNAL	
09850019	6459314	150	05/07/2001	DELAY LOCKED LOOP CIRCUIT HAVING DUTY	KIM, KYU- HYOUN

				CYCLE CORRECTION FUNCTION AND DELAY LOCKING METHOD	
09861954	6535051	150	05/21/2001	CHARGE PUMP CIRCUIT	KIM, KYU- HYOUN
09875364	Not Issued	030	06/05/2001	SIGNAL TRANSMISSION CIRCUIT AND METHOD FOR EQUALIZING DISPARATE DELAY TIMES DYNAMICALLY, AND DATA LATCH CIRCUIT OF SEMICONDUCTOR DEVICE IMPLEMENTING THE SAME	KIM, KYU- HYOUN
09935096	6486719	150	08/22/2001	FLIP-FLOP CIRCUITS HAVING DIGITAL-TO-TIME CONVERSION LATCHES THEREIN	KIM, KYU- HYOUN
10101475	6590421	150	03/19/2002	SEMICONDUCTOR DEVICE AND METHOD OF OUTPUTTING DATA THEREIN	KIM, KYU- HYOUN
10108671	6693842	150	03/28/2002	SEMICONDUCTOR DEVICE HAVING A PLURALITY OF OUTPUT SIGNALS	KIM, KYU- HYOUN
10112108	6639868	150	03/28/2002	SDRAM HAVING DATA LATCH CIRCUIT FOR OUTPUTTING INPUT DATA IN SYNCHRONIZATION WITH A PLURALITY OF CONTROL SIGNALS	KIM, KYU- HYOUN
10160703	6704228	150	05/30/2002	SEMICONDUCTOR MEMORY DEVICE POST-REPAIR CIRCUIT AND METHOD	KIM, KYU- HYOUN
<u>10191413</u>	6590434	150	07/10/2002	DELAY TIME CONTROLLING CIRCUIT AND METHOD FOR CONTROLLING DELAY TIME	KIM, KYU- HYOUN
10340831	6734707	150	01/13/2003	DATA INPUT CIRCUIT FOR REDUCING LOADING DIFFERENCE BETWEEN FETCH SIGNAL AND MULTIPLE DATA IN SEMICONDUCTOR DEVICE	KIM, KYU- HYOUN
10405484	6853317	150	04/03/2003	CIRCUIT AND METHOD FOR GENERATING MODE REGISTER SET CODE	KIM, KYU- HYOUN
10611255	6847559	150	07/01/2003	INPUT BUFFER CIRCUIT OF A SYNCHRONOUS	KIM, KYU- HYOUN

				SEMICONDUCTOR MEMORY DEVICE	
10619821	Not Issued	030	07/14/2003	DELAY LOCKED LOOP CIRCUIT FOR INTERNALLY CORRECTING DUTY CYCLE AND DUTY CYCLE CORRECTION METHOD THEREOF	KIM, KYU- HYOUN
10631412	Not Issued	041	07/30/2003	OUTPUT DRIVER CAPABLE OF CONTROLLING SLEW RATE OF OUTPUT SIGNAL ACCORDING TO OPERATING FREQUENCY INFORMATION OR CAS LATENCY INFORMATION	KIM, KYU- HYOUN
<u>10631414</u>	6870776	150	07/30/2003	DATA OUTPUT CIRCUIT IN COMBINED SDR/DDR SEMICONDUCTOR MEMORY DEVICE	KIM, KYU- HYOUN
10645018	Not Issued	071	08/21/2003	SEMICONDUCTOR MEMORY DEVICE HAVING PARTIALLY CONTROLLED DELAY LOCKED LOOP	KIM, KYU- HYOUN
10656303	Not Issued	092	09/04/2003	SEMICONDUCTOR MEMORY DEVICE HAVING DUTY CYCLE CORRECTION CIRCUIT AND INTERPOLATION CIRCUIT INTERPOLATING CLOCK SIGNAL IN THE SEMICONDUCTOR MEMORY DEVICE	KIM, KYU- HYOUN
10671105	Not Issued	071	09/25/2003	SEMICONDUCTOR DEVICE COMPRISING FREQUENCY MULTIPLIER OF EXTERNAL CLOCK AND OUTPUT BUFFER OF TEST DATA AND SEMICONDUCTOR TEST METHOD	KIM, KYU- HYOUN
10672461	Not Issued	030	09/26/2003	SYNCHRONOUS SEMICONDUCTOR DEVICE AND METHOD OF PREVENTING COUPLING BETWEEN DATA BUSES	KIM, KYU- HYOUN
10716146	Not Issued	071	11/18/2003	TIME DELAY COMPENSATION CIRCUIT COMPRISING DELAY CELLS HAVING VARIOUS UNIT TIME DELAYS	KIM, KYU- HYOUN

10774933	Not Issued	030	02/09/2004	DELAY-LOCKED LOOP (DLL) CAPABLE OF DIRECTLY RECEIVING EXTERNAL CLOCK SIGNALS	KIM, KYU- HYOUN
10793001	Not Issued	030	03/04/2004	INTEGRATED CIRCUIT DEVICES HAVING IMPROVED DUTY CYCLE CORRECTION AND METHODS OF OPERATING THE SAME	KIM, KYU- HYOUN
10793209	Not Issued	030	03/04/2004	DOUBLE DATA RATE SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY SEMICONDUCTOR DEVICE	KIM, KYU- HYOUN
10799783	Not Issued	071	03/12/2004	INTERNAL VOLTAGE GENERATING CIRCUIT FOR SEMICONDUCTOR DEVICE	KIM, KYU- HYOUN
10837391	Not Issued	030	04/29/2004	SPREAD SPECTRUM CLOCK GENERATOR	KIM, KYU- HYOUN
<u>10841866</u>	Not Issued	030	05/06/2004	HYPER-RING OSCILLATOR	KIM, KYU- HYOUN
10884723	Not Issued	030	07/02/2004	BUFFER CIRCUIT AND MEMORY SYSTEM FOR SELECTIVELY OUTPUTTING DATA STROBE SIGNAL ACCORDING TO NUMBER OF DATA BITS	KIM, KYU- HYOUN
10890493	Not Issued	030	07/13/2004	INTERFACE CIRCUIT AND SIGNAL CLAMPING CIRCUIT USING LEVEL-DOWN SHIFTER	KIM, KYU- HYOUN
10925522	Not Issued	030	08/25/2004	JITTER SUPPRESSING DELAY LOCKED LOOP CIRCUITS AND RELATED METHODS	KIM, KYU- HYOUN
<u>10949165</u>	Not Issued	030	09/24/2004	INPUT BUFFER CAPABLE OF REDUCING INPUT CAPACITANCE SEEN BY INPUT SIGNAL	KIM, KYU- HYOUN
10990412	Not Issued	030	11/18/2004	INPUT BUFFER FOR DETECTING AN INPUT SIGNAL	KIM, KYU- HYOUN
11005821	Not Issued	030	12/07/2004	DUTY CYCLE CORRECTION CIRCUITS SUITABLE FOR USE IN DELAY-LOCKED LOOPS AND METHODS OF CORRECTING DUTY CYCLES OF PERIODIC SIGNALS	KIM, KYU- HYOUN

Inventor Search Completed: No Records to Display.

	Last Name	First Name	
Search Another: Inventor	KIM	KYU-HYOUN	Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page